Part Number Hot Search : 
BPC350 Z5261 HBF2C5M 193CJA MC340 T211029 R12KE SPT7710
Product Description
Full Text Search
 

To Download 28C64A Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 28C64A
64K (8K x 8) CMOS EEPROM
FEATURES
* Fast Read Access Time--150 ns * CMOS Technology for Low Power Dissipation - 30 mA Active - 100 A Standby * Fast Byte Write Time--200 s or 1 ms * Data Retention >200 years * High Endurance - Minimum 100,000 Erase/Write Cycles * Automatic Write Operation - Internal Control Timer - Auto-Clear Before Write Operation - On-Chip Address and Data Latches * Data Polling * Ready/Busy * Chip Clear Operation * Enhanced Data Protection - VCC Detector - Pulse Filter - Write Inhibit * Electronic Signature for Device Identification * 5-Volt-Only Operation * Organized 8Kx8 JEDEC Standard Pinout - 28-pin Dual-In-Line Package - 32-pin PLCC Package - 28-pin SOIC Package * Available for Extended Temperature Ranges: - Commercial: 0C to +70C - Industrial: -40C to +85C
PACKAGE TYPES
RDY/BSY A12 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 I/O1 I/O2 VSS
*1 2 3 4 5 6 7 8 9 10 11 12 13 14
28 27 26 25 24 23 22 21 20 19 18 17 16 15
Vcc WE NC A8 A6 5 A9 A5 6 A11 A4 7 A3 8 OE A10 A2 9 A1 10 CE A0 11 I/O7 NC 12 I/O6 I/O0 13 I/O5 I/O4 I/O3
2 RDY/BSY 1 NU
4 A7 3 A12
32 Vcc 31 WE 18 19
30 NC 29 A8 28 A9 27 A11 26 NC 25 OE 24 A10 23 CE 22 I/O7 21 I/O6 20
14
15
16
* Pin 1 indicator on PLCC on top of package
BLOCK DIAGRAM
I/O0 I/O7
VSS VCC CE
OE WE
Rdy/ Busy
Data Protection Circuitry Chip Enable/ Output Enable Control Logic
Auto Erase/Write Timing
Data Poll
Program Voltage Generation
A0
L a t c h e s
A12
Y Decoder
X Decoder
DESCRIPTION
The Microchip Technology Inc. 28C64A is a CMOS 64K nonvolatile electrically Erasable PROM. The 28C64A is accessed like a static RAM for the read or write cycles without the need of external components. During a "byte write", the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. To determine when the write cycle is complete, the user has a choice of monitoring the Ready/ Busy output or using Data polling. The Ready/Busy pin is an open drain output, which allows easy configuration in wiredor systems. Alternatively, Data polling allows the user to read the location last written to when the write operation is complete. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are required. A complete family of packages is offered to provide the utmost flexibility in applications.
(c) 1998 Microchip Technology Inc.
I/O1 I/O2 Vss NU I/O3 I/O4 I/O5
Input/Output Buffers
Y Gating
16K bit Cell Matrix
DS11109J-page 1
17
DIP/SOIC
PLCC
28C64A
1.0
1.1
ELECTRICAL CHARACTERISTICS
MAXIMUM RATINGS*
TABLE 1-1:
Name A0 - A12 CE OE WE I/O0 - I/O7 RDY/Busy VCC VSS NC NU
PIN FUNCTION TABLE
Function Address Inputs Chip Enable Output Enable Wr ite Enable Data Inputs/Outputs Ready/Busy +5V Power Supply Ground No Connect No Inter nal Connection ; Not Used No Exter nal Connection is ; All owed
VCC and input voltagesw.r.t. V SS ....... -0.6V to + 6.25V Voltage on OE w.r.t. VSS ..................... . -0.6V to +13.5V . -0.6V to +13.5V Voltage on A9w.r.t. V SS ...................... Output Voltage w.r.t. VSS................. .-0.6V to V CC+0.6V Storage temperatur ......................... e . -65C to +125C Ambient temp. with power applied........ -50C to +95C
*Notice: Stresses abve those listed unde "Maxi mum Ratings" o r may cause pemanent damage to the evice. This is a stress r d rating only and functional ope ration of the device at those or a ny other conditions ab ove those indicated in the ope ration listings of this specification is not implied Exposure to maxi um r ating con. m ditions for extended pe iods may affect device reliabilit y. r
TABLE 1-2:
READ/WRITE OPERATION DC CHARACTERISTIC
VCC = +5V 10% Commercial (C): Tamb = 0C to +70C Industr ial (I): Tamb = -40C to +85C
Parameter Input Voltages Input Leakage Input Capacitance Output Voltages Output Leakage Output Capacitance Power Supply Current, Acti ve Power Supply Current, Standby
Status Logic `1' Logic `0' -- -- Logic `1' Logic `0' -- -- TTL input
Symbol VIH VIL I LI C IN VOH VOL I LO C OUT ICC
Min 2.0 -0.1 -10 -- 2.4
Max Vcc+1 0.8 10 10
Units V V A pF V V A pF mA mA mA A
Conditions
VIN = -0.1V to Vcc +1 V IN = 0V; Tamb = 25C; f = 1 MHz (Note 2) IOH = -400 A IOL = 2.1 mA VOUT = -0.1V to Vcc +0.1V V IN = 0V; Tamb = 25C; f = 1 MHz (Note 2) f = 5 MHz (Note 1) VCC = 5.5V CE = V IH (0C to +70C) CE = V IH (-40C to +85C) CE = V CC-0.3 to Vcc +1 OE = WE = Vcc All other inputs equal V CC or VSS
0.45 -10 -- -- -- 10 12 30 2 3 100
TTL input ICC(S)TTL TTL input ICC(S)TTL CMOS input ICC(S)CMOS
Note 1: AC power supply current above 5MHz: 2mA/MHz. 2: Not 100% tested.
DS11109J-page 2
(c) 1998 Microchip Technology Inc.
28C64A
TABLE 1-3: READ OPERATION AC CHARACTERISTICS
AC Testing Waveform: Output Load: Input Rise and Fall Times: Ambient Temperature:
28C64A-15
VIH = 2.4V; VIL = 0.45V; VOH = 2.0V; VOL = 0.8V 1 TTL Load + 100 pF 20 ns Commercial (C): Tamb = 0C to +70C Industrial (I): Tamb = -40C to +85C
28C64A-20 28C64A-25
Parameter Address to Output Delay CE to Output Delay OE to Output Delay CE or OE High to Output Float Output Hold from Address, CE or OE, whichever occurs first. Endurance
Symbol Min tACC tCE tOE tOFF tOH -- -- -- -- 0 0 1M Max 150 150 70 50 -- -- Min -- -- -- 0 0 1M Max 200 200 80 55 -- -- Min -- -- -- 0 0 1M Max 250 250 100 70 -- --
Units ns ns ns ns ns
Conditions OE = CE = VIL OE = VIL CE = VIL (Note 1) (Note 1)
cycles 25C, Vcc = 5.0V, Block Mode (Note 2)
Note 1: Not 100% tested. 2: This parameter is not tested but guaranteed by characterization. For endurance estimates in a specific application, please consult the Total Endurance Model which can be obtained on our BBS or website.
FIGURE 1-1:
VIH Address VIL VIH CE VIL
READ WAVEFORMS
Address Valid
tCE(2)
VIH OE VIL VOH Data VOL tACC VIH WE VIL Notes: (1) tOFF is specified for OE or CE, whichever occurs first (2) OE may be delayed up to tCE - tOE after the falling edge of CE without impact on tCE (3) This parameter is sampled and is not 100% tested tOE(2) High Z tOFF(1,3) tOH Valid Output High Z
(c) 1998 Microchip Technology Inc.
DS11109J-page 3
28C64A
TABLE 1-4: BYTE WRITE AC CHARACTERISTICS
AC Testing Waveform: Output Load: Input Rise/Fall Times: Ambient Temperature: Parameter Address Set-Up Time Address Hold Time Data Set-Up Time Data Hold Time Write Pulse Width Write Pulse High Time OE Hold Time OE Set-Up Time Data Valid Time Time to Device Busy Write Cycle Time (28C64A) Write Cycle Time (28C64AF) Symbol tAS tAH tDS tDH tWPL tWPH tOEH tOES tDV tDB tWC tWC Min 10 50 50 10 100 50 10 10 -- 2 -- -- VIH = 2.4V; VIL = 0.45V; VOH = 2.0V; VOL = 0.8V 1 TTL Load + 100 pF 20 ns Commercial (C): Tamb = 0C to +70C Industrial (I): Tamb = -40C to +85C Max -- -- -- -- -- -- -- -- 1000 50 1 200 Units ns ns ns ns ns ns ns ns ns ns ms s 0.5 ms typical 100 s typical Note 2 Note 1 Remarks
Note 1: A write cycle can be initiated be CE or WE going low, whichever occurs last. The data is latched on the positive edge WE, whichever occurs first. 2: Data must be valid within 1000ns max. after a write cycle is initiated and must be stable at least until tDH after the positive edge of WE or CE, whichever occurs first.
FIGURE 1-2:
PROGRAMMING WAVEFORMS
VIH Address VIL VIH CE, WE VIL tDV Data In VIH VIL tOES VIH OE VIL tOEH VOH Rdy/Busy VOL tWC tDB Busy Ready tDS tAS tAH tWPL tDH
DS11109J-page 4
(c) 1998 Microchip Technology Inc.
28C64A
FIGURE 1-3:
VIH
Address VIL Address Valid t ACC t CE t WPH
DATA POLLING WAVEFORMS
Last Written Address Valid
VIH
CE VIL
VIH
WE VIL
t WPL t OE
VIH
OE VIL
t DV VIH
Data VIL Data In Valid t WC I/O7 Out True Data Out
FIGURE 1-4:
VIH CE VIL VH OE VIH VIH WE VIL
CHIP CLEAR WAVEFORMS
tS
tW
tH
tW = 10ms tS = tH = 1s VH = 12.0V 0.5V
TABLE 1-5:
Mode Chip Clear Extra Row Read Extra Row Write Note:
SUPPLEMENTARY CONTROL
CE VIL VIL * OE VIH VIL VIH WE VIL VIH * A9 X A9 = VH A9 = VH VCC VCC VCC VCC Data Out Data In I/OI
VH = 12.0V0.5V.
*Pulsed per programming waveforms.
(c) 1998 Microchip Technology Inc.
DS11109J-page 5
28C64A
2.0 DEVICE OPERATION
2.4 Write Mode
The Microchip Technology Inc. 28C64A has four basic modes of operation--read, standby, write inhibit, and byte write--as outlined in the following table. Operation Mode Read Standby Write Inhibit Write Inhibit Write Inhibit Byte Write Byte Clear CE L H H X X L OE L X X L X H WE H X X X H L I/O DOUT High Z High Z High Z High Z DIN Rdy/Busy (1) H H H H H L The 28C64A features Data polling to signal the completion of a byte write cycle. During a write cycle, an attempted read of the last byte written results in the data complement of I/O7 (I/O0 to I/O6 are indeterminable). After completion of the write cycle, true data is available. Data polling allows a simple read/compare operation to determine the status of the chip eliminating the need for external hardware. The 28C64A has a write cycle similar to that of a Static RAM. The write cycle is completely self-timed and initiated by a low going pulse on the WE pin. On the falling edge of WE, the address information is latched. On rising edge, the data and the control pins (CE and OE) are latched. The Ready/Busy pin goes to a logic low level indicating that the 28C64A is in a write cycle which signals the microprocessor host that the system bus is free for other activity. When Ready/Busy goes back to a high, the 28C64A has completed writing and is ready to accept another cycle.
2.5
Data Polling
Automatic Before Each "Write"
Note 1: Open drain output. 2: X = Any TTL level.
2.1
Read Mode
The 28C64A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and is used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time (tACC) is equal to the delay from CE to output (tCE). Data is available at the output tOE after the falling edge of OE, assuming that CE has been low and addresses have been stable for at least tACC-tOE.
2.6
Electronic Signature for Device Identification
An extra row of 32 bytes of EEPROM memory is available to the user for device identification. By raising A9 to 12V 0.5V and using address locations 1FEO to 1FFF, the additional bytes can be written to or read from in the same manner as the regular memory array.
2.7
Chip Clear
2.2
Standby Mode
All data may be cleared to 1's in a chip clear cycle by raising OE to 12 volts and bringing the WE and CE low. This procedure clears all data, except for the extra row.
The 28C64A is placed in the standby mode by applying a high signal to the CE input. When in the standby mode, the outputs are in a high impedance state, independent of the OE input.
2.3
Data Protection
In order to ensure data integrity, especially during critical power-up and power-down transitions, the following enhanced data protection circuits are incorporated: First, an internal VCC detect (3.3 volts typical) will inhibit the initiation of non-volatile programming operation when VCC is less than the VCC detect circuit trip. Second, there is a WE filtering circuit that prevents WE pulses of less than 10 ns duration from initiating a write cycle. Third, holding WE or CE high or OE low, inhibits a write cycle during power-on and power-off (VCC).
DS11109J-page 6
(c) 1998 Microchip Technology Inc.
28C64A
28C64A Product Identification System
To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.
28C64A F T - 15 I /P
Package: L = Plastic Leaded Chip Carrier (PLCC) P = Plastic DIP (600 mil) SO = Plastic Small Outline IC (600 mil) Blank = 0C to +70C I = -40C to +85C 15 20 25 Blank T 150 ns 200 ns 250 ns Tube Tape and Reel "L" and "SO"
Temperature Range: Access Time:
Shipping: Option: Device:
Blank = twc = 1ms F = twc = 200 s 28C64A 8K x 8 CMOS EEPROM
(c) 1998 Microchip Technology Inc.
DS11109J-page 7
M
WORLDWIDE SALES AND SERVICE
AMERICAS
Corporate Office
Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 602-786-7200 Fax: 602-786-7277 Technical Support: 602 786-7627 Web: http://www.microchip.com
AMERICAS (continued)
Toronto
Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253
ASIA/PACIFIC (continued)
Singapore
Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore 188980 Tel: 65-334-8870 Fax: 65-334-8850
ASIA/PACIFIC
Hong Kong
Microchip Asia Pacific RM 3801B, Tower Two Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431
Taiwan, R.O.C
Microchip Technology Taiwan 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC Tel: 886-2-2717-7175 Fax: 886-2-2545-0139
Atlanta
Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307
Boston
Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508-480-9990 Fax: 508-480-8575
EUROPE
United Kingdom
Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44-1189-21-5858 Fax: 44-1189-21-5835
India
Microchip Technology Inc. India Liaison Office No. 6, Legacy, Convent Road Bangalore 560 025, India Tel: 91-80-229-0061 Fax: 91-80-229-0062
Chicago
Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075
Japan
Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa 222-0033 Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122
France
Arizona Microchip Technology SARL Zone Industrielle de la Bonde 2 Rue du Buisson aux Fraises 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79
Dallas
Microchip Technology Inc. 14651 Dallas Parkway, Suite 816 Dallas, TX 75240-8809 Tel: 972-991-7177 Fax: 972-991-8588
Dayton
Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175
Korea
Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea Tel: 82-2-554-7200 Fax: 82-2-558-5934
Germany
Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 Muchen, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44
Detroit
Microchip Technology Inc. 42705 Grand River, Suite 201 Novi, MI 48375-1727 Tel: 248-374-1888 Fax: 248-374-2874
Italy
Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-39-6899939 Fax: 39-39-6899883 9/8/98
Shanghai
Microchip Technology RM 406 Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hong Qiao District Shanghai, PRC 200335 Tel: 86-21-6275-5700 Fax: 86 21-6275-5060
Los Angeles
Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 714-263-1888 Fax: 714-263-1338
New York
Microchip Technology Inc. 150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 516-273-5305 Fax: 516-273-5335
San Jose
Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955
Microchip received ISO 9001 Quality System certification for its worldwide headquarters, design, and wafer fabrication facilities in January, 1997. Our field-programmable PICmicroTM 8-bit MCUs, Serial EEPROMs, related specialty memory products and development systems conform to the stringent quality standards of the International Standard Organization (ISO).
All rights reserved. (c) 1998 Microchip Technology Incorporated. Printed in the USA. 9/98
Printed on recycled paper.
Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.
DS11125I-page 8
(c) 1998 Microchip Technology Inc.


▲Up To Search▲   

 
Price & Availability of 28C64A

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X